An Offset Cancelation Technique for Latch Type Sense Amplifiers
نویسندگان
چکیده
An offset compensation technique for a latch type sense amplifier is proposed in this paper. The proposed scheme is based on the recalibration of the charging/discharging current of the critical nodes which are affected by the device mismatches. The circuit has been designed in a 65 nm CMOS technology with 1.2 V core transistors. The auto-calibration procedure is fully digital. Simulation results are given verifying the operation for sampling a 5 Gb/s signal dissipating only 360 μW.
منابع مشابه
Implementation of Latch Type Sense Amplifier
Sense amplifiers plays an important role in memories like Dynamic Random Access (DRAM) and Static Random Access (SRAM) for read and write operations. A sense amplifier compares the bit line voltage and its complement amplifies it to rail to rail output voltages. In this project, we mainly concentrated on the write operation. Sense amplifier is one of the peripheral circuits in memories that are...
متن کاملA 60-MHz 150-μV Fully-Differential Comparator
The overall performance of two-step flash A/D converters hinges on the second-stage fine comparator. This paper descibes the design of a 60 MHz fully differential comparator, intended for use in a 12-bit two-step flash converter. The comparator consists of four pre-amplifier stages followed by a regenerative latch. It uses a combination of output offset cancelation and input offset cancelation ...
متن کاملBTI Analysis for High Performance and Low power SRAM Sense Amplifier Designs
Bias Temperature Instability (BTI) has led to more vulnerable ICs with the continuous downscaling of CMOS technologies. This paper presents the impact of BTI for two different SRAM sense amplifiers which target two applications, i.e., low power (LP), and high performance (HP). The evaluation metrics, the sensing delay (SD) and energy, are analyzed for three workloads. In contrast to earlier wor...
متن کاملGated-diode Sense Amplifier for Robust Differential sensing in 6T SRAM
The reliable operation of SRAM in presence of process variation in sub-100nm devices is largely influenced by periphery circuits, like sense amplifiers, demanding more robust solutions. A new differential sense amplifier for use in standard 6-T SRAM based on gated-diode is proposed and designed. For comparison, three other latch-based sense amplifiers are also designed in 45nm technology. The b...
متن کاملA Sense Amplifier Scheme with Offset Cancellation for Giga-bit DRAM
To improve low sense margin at low voltage, we propose a negatively driven sensing (NDS) scheme and to solve the problem of WL-to-BL short leakage fail, a variable bitline reference scheme with freelevel precharged bitline (FLPB) scheme is adopted. The influence of the threshold voltage offset of NMOS and PMOS transistors in a latch type sense amplifier is very important factor these days. From...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014